Computer Engineering Student

Building robust software & physical systems.

I am a Computer Engineering student at the University of Toronto specializing in B2B Integrations, API Architecture, and Real-Time Systems.

View projects Contact me Resume PDF ↓
Dareen Nasreldin
Me!

Selected Projects

View All Projects ↗
Scalable GIS Routing Engine
01
Scalable GIS Routing Engine
Built 'Essential Services GIS,' a crisis-first mapping tool for transit-dependent pedestrians that prioritizes hospitals, shelters, and food banks over the driver-centric assumptions of standard map apps. A one-tap Hospitals toggle floods the map with 1,500+ matched facilities in under a second, backed by an A* + min-heap pathfinding engine benchmarked up to 2.1x faster than Dijkstra across Toronto's 120,000+ intersections. Also engineered a parallelized courier-routing solver (8 threads, 6.8x speedup) that beat the course's TA benchmark by 5.93% on a 100+-stop logistics problem.
C++ Parallel Systems Data Processing
↗
Bare-Metal FPGA Game Engine
02
Bare-Metal FPGA Game Engine
Architected a fully deterministic, zero-latency game engine in Verilog on an Altera DE1-SoC FPGA, operating entirely without a CPU or operating system. Engineered a multi-module FSM to handle collision detection and 640x480 VGA sprite rendering across a 50MHz clock domain, with bare-metal PS/2 drivers and custom LFSR-based RNG for the hex displays.
Verilog Hardware Architecture ModelSim
↗
Embedded VGA Music Sequencer
03
Embedded VGA Music Sequencer
Programmed a real-time digital synthesizer with zero-jitter audio playback by driving an 8kHz polling loop through memory-mapped I/O. Managed multi-page sheet music state with an optimized flat C struct for O(1) array deletion, and generated interactive square-wave audio using 16-bit PCM arrays and fixed-point phase accumulators.
C Embedded Systems Real-Time Processing
↗

Experience

Technical & Research
Software Engineering Intern
Exiger (Product Engineering)
Cut manual end-to-end QA testing from a 2-3 hour process down to a ~4 minute automated run by writing a targeted smoke test suite in Grafana k6 and JavaScript, and built an internal Claude Skill that auto-generates test scenarios, now adopted by the QA team. Also dropped local development login times from 40 seconds to under 2 seconds with a custom Okta authentication bypass in Java and Groovy, while maintaining legacy system stability through active code reviews and Agile sprint planning.
Jun 2026 — Present
Software Subsystem Member
NeurotechUofT (Design Team)
Added subject-level cross-validation to track model instability, leading to a PyTorch autoencoder architecture fix that dropped run-to-run variance by 9x. Built a configurable PyTorch data pipeline to standardize experiment logging across 6+ clinical datasets, and investigated a cross-validation outlier via statistical feature analysis to improve the model's real-world accuracy.
Sep 2025 — Present
Team Lead - Bilaminar Skin Flap Biomodel (ESP II)
University of Toronto & Sunnybrook Hospital
Led a cross-functional engineering team to design and prototype a surgical biomodel for Dr. Oleh Antonyshyn. Managed the end-to-end workflow, conducting iterative concept development, client feedback sessions, and tensile testing to validate material properties.
Jan 2025 — Apr 2025
Education
BASc Computer Engineering (PEY Co-op)
University of Toronto
Minor in Artificial Intelligence. Certificates in Cybersecurity and Engineering Business. Awarded $40,000 Engineering Merit Scholarship.
Expected 2029

Skills

Languages
C++ Python C RISC-V Assembly Verilog Java SQL
Technologies & Tools
REST APIs Git/GitHub Linux Docker Quartus Prime Pandas/NumPy
Hardware & Embedded
FPGA (Altera DE1-SoC) ModelSim Raspberry Pi Biosensors (sEMG/EEG)
Concepts
Bare-Metal Programming Object-Oriented Design Signal Processing Data Pipelines Machine Learning

About

I am a builder who thrives at the intersection of hardware and software. Whether I’m designing closed-loop control algorithms for rehabilitative exoskeletons or architecting bare-metal Verilog game engines on FPGAs, I am obsessed with understanding how things work under the hood and optimizing them for peak performance.

Right now, I am focused on leveraging AI, scalable data pipelines, and robust API architectures to solve complex enterprise challenges. I love taking on ambitious technical problems—especially those that require bridging the gap between physical systems and high-throughput backend infrastructure.

Location Washington D.C. Area / Toronto
Education UofT ECE
Focus Software / Hardware Integration
Contact
Let's connect.

Open to Summer 2027 internships or 12-16 month Co-ops (PEY) in software engineering, API development, and hardware integration.

Email
dareennasreldin@gmail.com
↗
LinkedIn
/in/dareen-nasreldin
↗
GitHub
github.com/dareen-nasreldin
↗